Journal Papers 1 페이지
본문 바로가기
팝업레이어 알림
팝업레이어 알림이 없습니다.
경희대학교 정보디스플레이학과
SIGN UP
LOGIN
HOME
Introduction
소개
About MNDL
Contact us
Links
Research
연구
Scope
Projects
Facilities
Publications
출판물
Journal Papers
patent
Conference Papers
Awards
Members
구성원
Professor
Students
Interns
Alumni
Board
게시판
Notice
Gallery
Introduction
소개
About MNDL
Contact us
Research
연구
Scope
Projects
Facilities
Publications
출판물
Journal Papers
patent
Conference Papers
Awards
Members
구성원
Professor
Students
Interns
Alumni
Notice Board
공지사항
SIGN UP
LOGIN
PUBLICATIONS
Publication List for Micro & Nano Devices Lab.
PUBLICATIONS
Journal Papers
Patents
Conference Papers
Awards
Journal Papers
Journal Papers 카테고리
All
2010
2011
2012
2013
2014
열린 분류
2015
2016
2017
2018
2019
2020
2021
2022
게시판 검색
Journal Papers 목록
Year
No
Publication Name
2015
10
S. Lee, X. Li, M. Mativenga, and J. Jang, “Bulk-Accumulation Oxide Thin-Film Transistor Circuits With Zero Gate-to-Drain Overlap Capacitance for High Speed,” IEEE Electron Device Lett., 36, 12, 1329, December (2015).
2015
9
Y. C. Park, J. G. Um, M. Mativenga, and J. Jang, “Modification of Electrode-Etchant for Sidewall Profile Control and Reduced Back-Channel Corrosion of Inverted-Staggered Metal-Oxide TFTs,” ECS J. Solid State Science and Technology, 4 Q124, October (20
2015
8
X. Li, M. M. Billah, M. Mativenga, D. Geng, Y.-H. Kim, T.-W. Kim, Y.-G. Seol, and J. Jang, “Highly Robust Flexible Oxide Thin-Film Transistors by Bulk Accumulation,” IEEE Electron Device Lett., 36,8, 811, August (2015).
2015
7
D. Geng, Y. F. Chen, M. Mativenga, and J. Jang, “30 μm-Pitch Oxide TFT-Based Gate Driver Design for Small-Size, High-Resolution, and Narrow-Bezel Displays,” IEEE Electron Device Lett., 36, 8, 805, August (2015).
2015
6
J. K. Um, S. Lee, S. Jin, M. Mativenga, S. Y. Oh, C. H. Lee, and J. Jang, “High-Performance Homojunction a-IGZO TFTs With Selectively Defined Low-Resistive a-IGZO Source/Drain Electrodes,” IEEE Trans. Electron Devices, 62, 7, 2212, July (2015).
2015
5
P. Migliorato, M. D. H. Chowdhury, J. G. Um, M. Seok, M. Mativenga, and J. Jang, “Characterization and Modeling of a-IGZO TFTs,” IEEE/OSA Journal of Display Technology, vol. 11, no. 6, 497, doi: 10.1109/JDT.2014.2328335. June 2015.
2015
4
J. G. Um, M. Mativenga, P. Migliorato, and J. Jang, “Channel length dependence of negative-bias-illumination-stress in amorphous-indium-gallium-zinc-oxide thin-film transistors,” J. Appl. Phys. 117, 234502, June (2015).
2015
3
M. D. H. Chowdhury, M. Mativenga, J. G. Um, R. K. Mruthyunjaya, G. N. Heiler, T. J. Tredwell, and J. Jang, “Effect of SiO2 and SiO2/SiNx passivation on the stability of amorphous indium-gallium zinc-oxide thin-film transistors under high humidity,” IE
2015
2
Y. Chen, D. Geng, M. Mativenga, and J. Jang, “High-Speed Pseudo-CMOS Circuits using Bulk Accumulation a-IGZO TFTs,” IEEE Electron Device Lett., 86, 2, 153, February (2015).
2015
1
M. Mativenga, D. Geng, B.-S. Kim, and J. Jang, “Fully-Transparent and Rollable Electronics,” ACS Applied Materials & Interfaces, 7, January 1578 (2015).
Search
검색대상
Title
Contents
Title+Contents
검색어
필수
검색
닫기
About MNDL
Contact us
개인정보취급방침
이용약관
Room 724, Space21 (College of Sciences), 26 Kyungheedae-ro, Dongadaemun-gu, Seoul 02447, South Korea.
Tel. 02-961-9642
E-mail. mallory@khu.ac.kr
© 2021. MICRO & NANO DEVICES LAB. ALL RIGHTS RESERVED.
상단으로