W.-S. Lee, J.-S. Kang, N.-K. Tak, I.-C. Choi, J.-Y. Kim, J.-U. Han, J.-H. Choi, M. Mativenga, M.-G. Hwang, “P-22: Spice Model for Detection of Dynamic Threshold Voltage Shift During Failure Analysis of Oxide TFT-Based AMD Gate Drivers,” SID Symposium > Conference Papers

본문 바로가기

팝업레이어 알림

팝업레이어 알림이 없습니다.

  • PUBLICATIONS Publication List for Micro & Nano Devices Lab.
  • Conference Papers

    2017 W.-S. Lee, J.-S. Kang, N.-K. Tak, I.-C. Choi, J.-Y. Kim, J.-U. Han, J.-H. Choi, M. Mativenga, M.-G. Hwang, “P-22: Spice Model for Detection of Dynamic Threshold Voltage Shift During Failure Analysis of Oxide TFT-Based AMD Gate Drivers,” SID Symposium

    페이지 정보

    profile_image
    작성자 관리자
    댓글 0건 조회 58회 작성일 21-10-08 17:10

    본문

    We present an accelerated SmartSpice model that can detect dynamic threshold voltage shift (5Vth)-related failure of an oxide thin-film transistor (TFT)-based gate driver. Because oxide TFTs do not recover completely after application of stress (or when input is LOW), cumulative 5Vth that is induced during the HIGH of the input signal may result in failure of gate drivers. For correct failure analysis, a TFT model that can detect dynamic 5Vth is, therefore, needed for the replacement of the current TFT models that cannot account for dynamic 5Vth. The model presented herein works correctly with varying temperature and any input signal.

    첨부파일


Room 724, Space21 (College of Sciences), 26 Kyungheedae-ro, Dongadaemun-gu, Seoul 02447, South Korea.
Tel. 02-961-9642E-mail. mallory@khu.ac.kr
© 2021. MICRO & NANO DEVICES LAB. ALL RIGHTS RESERVED.